


Fig 1






FIG 2B




FIG 3

OPERATION	CKE		\overline{CS}	RAS	\overline{CAS}	\overline{WE}	DM	BA ₀ BA ₁	A ₁₀	A ₀ A ₉ A ₁₁	MNE	NOTES
	n-1	n										
DEVICE DESELECT	H	X	H	X	X	X	X	X	X	X	INHBT	
NO OPERATION	H	X	L	H	H	H	X	X	X	X	NOP	
LOAD MODE REGISTER MODE OR EXTENDED MODE REGISTER	H	X	L	L	L	L	X	OP CODE			MRS/EMRS	1
ROW ACTIVATE	H	X	L	L	H	H	X	BS	ROW ADDRESS		ACT	2
READ	H	X	L	H	L	H	X	BS	L	COL	RD	3
READ W/ AUTO PRECHARGE	H	X	L	H	L	H	X	BS	H	COL	RAP	3
WRITE	H	X	L	H	L	L	V	BS	L	COL	WR	3,4
WRITE W/ AUTO PRECHARGE	H	X	L	H	L	L	V	BS	H	COL	WAP	3,4
BURST STOP	H	X	L	H	H	L	X	X	X	X	BST	5
PRECHARGE SINGLE BANK	H	X	L	L	H	L	X	BS	L	X	PRE	
PRECHARGE ALLBANKS	H	X	L	L	H	L	X	X	H	X	PREALL	
AUTO REFRESH	H	H	L	L	L	H	X	X	X	X	REF	1
SELF REFRESH ENTRY	H	L	L	L	L	H	X	X	X	X	SR(ENTRY)	1
SELF REFRESH EXIT	L	H	H	X	X	X	X	X	X	X	SR(EXIT)	
	L	H	L	H	H	H	X	X	X	X		
POWER DOWN MODE (ENTRY)	H	L	H	X	X	X	X	X	X	X	PDN(ENTRY)	
	H	L	L	H	H	H	X	X	X	X		
POWER DOWN MODE (EXIT)	L	H	X	X	X	X	X	X	X	X	PDN(EXIT)	

1 SHOULD BE ISSUED ONLY AFTER BOTH BANKS ARE DEACTIVATED (PREALL COMMAND)
 2 SHOULD BE ISSUED ONLY AFTER THE CORRESPONDING BANK HAS BEEN DEACTIVATED
 3 SHOULD BE ISSUED AFTER THE CORRESPONDING BANK HAS BEEN ACTIVATED
 4 ANY VALUED WRITE CYCLE APPLIED TO THE SELECTED BANK/ROW WILL BE MASKED
 ACCORDING TO THE DM 5 SHOULD BE ISSUED ONLY DURING READ BURST CYCLES

20090209 09:22:00

FIG 4A





FIG 4B



SIDE



FIG 4C




FIG 4D

FIG 5A








FIG 5B



Notes:
1. VDDID strap connections for memory device VDD, VDDQ, STRAP OUT (OPEN: VDD - VDDQ, STRAP IN (VSS): VDD - VDDQ.
2. See FET switch detail for more information.






FIG. 6

FIG 7A









FIG. 8

COMPUTER SYSTEM






FIG. 10




FIG 12

